# **GSM1336TF**

# **100V N-Channel MOSFET**

### **Product Description**

The N-Channel enhancement mode power field effect transistor is using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.

The device is well suited for high efficiency fast switching applications.


#### **Features**

- $R_{DS(ON)} = 3.8 \text{m}\Omega$  @  $V_{GS} = 10V$
- $\blacksquare$  R<sub>DS(ON)</sub> = 5.4m $\Omega$  @ V<sub>GS</sub>=4.5V
- TO-220-3L Package
- RoHS Compliant and Halogen Free

## **Applications**

- MB / VGA / Vcore
- POL Applications
- SMPS

#### Packages & Pin Assignments





# **Ordering and Marking Information**

Ordering Information				
Part Number	Package	e Part Marking Quantity		
GSM1336TF	TO-220-3L	1336TF	50 PCS	
GSM1336 1 2				
- <b>Product Code:</b> GSM1336	- Package Co	-220-3L 2 is <b>F</b>	n Level: for RoHS Compliant alogen Free	
Marking Information				
	- <b>Product Cod</b> 1336TF	e:		
1336TF	- GS Code:	l		
11 11 11				

# **Absolute Maximum Ratings** (T<sub>A</sub>= 25°C unless otherwise specified)

Symbol	Parameter		Value	Unit
V <sub>DSS</sub>	Drain-Source Voltage		100	V
V <sub>GSS</sub>	Gate-Source Voltage		±20	V
	Continuous Drain Current	T <sub>C</sub> =25°C	165	
I <sub>D</sub>	(Silicon Limited)	T <sub>C</sub> =100°C	104	A
	Continuous Drain Current (Package Limited)		120	
Ідм	Pulsed Drain Current <sup>1</sup>		400	Α
las	Single Pulse Avalanche Current, L = 0.1mH <sup>1</sup>		34	Α
Eas	Single Pulse Avalanche Energy, L = 0.1mH <sup>1</sup>		115	mJ
	D D: : ()	T <sub>C</sub> =25°C	208	w
P <sub>D</sub>	Power Dissipation	T <sub>C</sub> =100°C	83	
R <sub>eJC</sub>	Thermal Resistance-Junction to Case		0.6	°C/W
R <sub>θJA</sub>	Thermal Resistance-Junction to Ambient <sup>2</sup>		62	°C/W
TJ	Operating Junction Temperature Range		-55 to +150	°C
Тѕтс	Storage Temperature Range		-55 to +150	°C

#### NOTE:

1. Single pulse width is limited by max junction temperature.




# Electrical Characteristics (T<sub>J</sub> = 25°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
	Static	Characteristics				
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250µA	100	-	_	V
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V	-	-	1	μA
Igss	Gate-Source Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V	-	-	±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250µA	1.2	-	2.5	V
Ъ	Dunin Course On Besistenes	V <sub>GS</sub> =10V, I <sub>D</sub> =20A	-	3.3	3.8	mΩ
R <sub>DS(ON)</sub>	Drain-Source On-Resistance	V <sub>GS</sub> =4.5V, I <sub>D</sub> =15A	-	4.6	5.4	
gfs	Forward Transconductance	V <sub>DS</sub> =5V, I <sub>D</sub> =20A	-	60	-	S
	Dynam	nic Characteristics				
Rg	Gate Resistance	f=1MHz		0.9		Ω
Ciss	Input Capacitance		-	4020	-	pF
Coss	Output Capacitance	V <sub>DS</sub> =50V, V <sub>GS</sub> =0V, f=1MHz	-	970	-	
C <sub>rss</sub>	Reverse Transfer Capacitance	VGS-0V, 1-11VII 12	-	36	-	
$Q_g$	Total Gate Charge			95	_	
$Q_{gs}$	Gate-Source Charge V <sub>DS</sub> =50V, I <sub>D</sub> =20A V <sub>GS</sub> =10V		-	10	_	nC
$Q_{gd}$	Gate-Drain Charge	100	-	32	_	
t <sub>d(on)</sub>	Turn-On Delay Time			38	_	
t <sub>r</sub>	Turn-On Rise Time	V <sub>DD</sub> =50V, I <sub>D</sub> =20A	-	60	_	l
$t_{\text{d(off)}}$	Turn-Off Delay Time	$V_{GS}$ =10V, Rg=6 $\Omega$	-	57	_	ns
t <sub>f</sub>	Turn-Off Fall Time		-	20	_	
	Diode	e Characteristics				
VsD	Diode Forward Voltage	V <sub>GS</sub> =0V, I <sub>S</sub> =1A	-		1	V
t <sub>rr</sub>	Reverse Recovery Time			76	-	ns
Qrr	Reverse Recovery Charge		-	210	-	nC



## **Typical Performance Characteristics**



**Fig.1 Output Characteristics** 




Fig.3 On-Resistance vs. Gate Voltage





Fig.5 Normalized On-Resistance vs. T<sub>J</sub>



**Fig.2 Transfer Characteristics** 




Fig.4 On-Resistance vs. Drain Current





Fig.6 Normalized  $V_{GS(\text{th})}$  vs.  $T_{J}$ 



## **Typical Performance Characteristics**



**Fig.7 Gate Charge Characteristics** 




Fig.9 Maximum Safe Operation Area




Fig.8 Capacitance Characteristics





Fig.10 Normalized Transient Impedance



# TO-220-3L

# **Package Dimension**



	Dimensions				
Complete St.	Millimeters		Inches		
Symbol	Min	Max	Min	Max	
Α	3.56	4.82	0.140	0.190	
<b>A</b> 1	2.03	2.92	0.080	0.115	
b	0.38	1.14	0.015	0.045	
b1	1.00	1.78	0.039	0.070	
С	0.30	1.14	0.012	0.045	
c1	0.51	1.50	0.020	0.059	
D	9.50	10.67	0.374	0.420	
E	8.38	9.42	0.330	0.371	
е	2.54 BSC		0.100	BSC	
L	12.00	14.73	0.472	0.250	
L1		7.00		0.250	
L2	2.54	3.43	0.100	0.135	
L3	14.22	16.51	0.560	0.650	
Ø	3.40	4.09	0.134	0.161	

#### NOTE:

Dimensions are exclusive of Burrs, Mold Flash and Tie Bar extrusions.



#### **NOTICE**

- Globaltech Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all Globaltech Semiconductor products described or contained herein. Globaltech Semiconductor products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
- Applications shown on the herein document are examples of standard use and operation. Customers are responsible in comprehending the suitable use in particular applications. Globaltech Semiconductor makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
- Information furnished is believed to be accurate and reliable. However Globaltech Semiconductor assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Globaltech Semiconductor. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information without express written approval of Globaltech Semiconductor.

#### **CONTACT US**

	GS Headquarter		
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	4F, NO.43-1, Lane 11, Sec. 6, Minquan E. Rd Neihu District, Taipei City 114761, Taiwan (R.O.C).		
6	886-2-2657-9980		
<i>q</i> •	886-2-2657-3630		
@	sales_twn@gs-power.com		

	RD Division		
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	824 Bolton Drive Milpitas. CA. 95035		
6	1-408-457-0587		

